Latest issue of Macworld goes in-depth into the motherboard. The bus chip is hyperfast, so it makes sense that I could use the DDR RAM as additional processor cache.
Does anyone know if the G5 adds additional instructions to the AltiVec set, or uses something different than AltiVec?